Skip to content

[Flow]: Adding verilog header files to run Koios design with and with… #4

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Closed

Conversation

sdamghan
Copy link
Collaborator

@sdamghan sdamghan commented Jun 8, 2021

…out complex_dsp macro definition

Signed-off-by: Seyed Alireza Damghani [email protected]

Description

  • Creating a directory for generic circuits
  • Creating new .vh files to include the definition of complex_dsp for needed circuits
  • Modifying related regression test config files

Related Issue

Motivation and Context

How Has This Been Tested?

Types of changes

  • Bug fix (change which fixes an issue)
  • New feature (change which adds functionality)
  • Breaking change (fix or feature that would cause existing functionality to change)

Checklist:

  • My change requires a change to the documentation
  • I have updated the documentation accordingly
  • I have added tests to cover my changes
  • All new and existing tests passed

…out complex_dsp macro definition

Signed-off-by: Seyed Alireza Damghani <[email protected]>
@sdamghan sdamghan force-pushed the koios_complex_dsp branch from d09a35d to ea3adaf Compare June 8, 2021 22:52
@sdamghan sdamghan closed this Nov 19, 2021
@sdamghan sdamghan deleted the koios_complex_dsp branch November 19, 2021 18:47
aman26kbm pushed a commit that referenced this pull request Jun 30, 2022
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant